luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 10:03:44 +02:00
Code Issues Packages Projects Releases Wiki Activity

Support in/out directions in FST dumps, bug1358.

Browse Source
This commit is contained in:
Wilson Snyder
2018-10-03 19:51:05 -04:00
parent a5aa0e2b0a
commit 8ef9ac7dba
8 changed files with 88 additions and 47 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3AstNodes.cpp
+3 -1
View File
@@ -185,8 +185,10 @@ void AstVar::combineType(AstVarType type) {
if (type == AstVarType::SUPPLY1) type = AstVarType::WIRE;
m_varType=type; // For debugging prints only
// These flags get combined with the existing settings of the flags.
if (type==AstVarType::INPUT || type==AstVarType::INOUT)
if (type==AstVarType::INPUT || type==AstVarType::INOUT) {
m_input = true;
m_declInput = true;
}
if (type==AstVarType::OUTPUT || type==AstVarType::INOUT) {
m_output = true;
m_declOutput = true;