luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Commentary

This commit is contained in:
Wilson Snyder 2011-11-18 13:33:31 -05:00
parent b7c2c83c88
commit 8cf12416c0
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
bin/verilator
View File

@ -2985,6 +2985,11 @@ One limit is that you cannot under either license release a commercial
Verilog simulation product incorporating Verilator without making the Verilog simulation product incorporating Verilator without making the
source code available. source code available.
As is standard with Open Source, contributions back to Verilator will be
placed under the Verilator copyright and LGPL/Artistic license. Small test
cases will be released into the public domain so they can be used anywhere,
large tests under the LGPL/Artistic, unless requested otherwise.
=item Why is Verilation so slow? =item Why is Verilation so slow?
Verilator needs more memory than the resulting simulator will require, as Verilator needs more memory than the resulting simulator will require, as