luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 18:13:50 +02:00
Code Issues Packages Projects Releases Wiki Activity

Internals: Pass unconnected pins through structures. No functional change intended.

Browse Source
This commit is contained in:
Wilson Snyder
2012-04-26 19:01:11 -04:00
parent 60a637921c
commit 74c4c1bf44
6 changed files with 12 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3Width.cpp
+5 -1
View File
@@ -1097,11 +1097,15 @@ private:
if (nodep->modVarp() && nodep->modVarp()->isGParam()) {
// Widthing handled as special init() case
nodep->iterateChildren(*this,WidthVP(ANYSIZE,0,BOTH).p());
} else if (!m_paramsOnly){
} else if (!m_paramsOnly) {
if (nodep->modVarp()->width()==0) {
// Var hasn't been widthed, so make it so.
nodep->modVarp()->iterate(*this);
}
if (!nodep->exprp()) { // No-connect
nodep->widthSignedFrom(nodep->modVarp());
return;
}
// Very much like like an assignment, but which side is LH/RHS
// depends on pin being a in/output/inout.
nodep->exprp()->iterateAndNext(*this,WidthVP(ANYSIZE,0,PRELIM).p());