luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-08-31 18:14:33 +02:00
Code Issues Packages Projects Releases Wiki Activity

Support cross-module clockvars access (#5184)

Browse Source
This commit is contained in:
Arkadiusz Kozdra
2024-06-30 15:19:02 -04:00
committed by GitHub
parent d6a294b784
commit 72993ec3dd
8 changed files with 105 additions and 25 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3Clock.cpp
-1
View File
@@ -95,7 +95,6 @@ class ClockVisitor final : public VNVisitor {
= string{"__Vsampled__"} + vscp->scopep()->nameDotless() + "__" + varp->name();
FileLine* const flp = vscp->fileline();
AstVar* const newvarp = new AstVar{flp, VVarType::MODULETEMP, newvarname, varp->dtypep()};
newvarp->noReset(true); // Reset by below assign
m_scopep->modp()->addStmtsp(newvarp);
AstVarScope* const newvscp = new AstVarScope{flp, m_scopep, newvarp};
vscp->user1p(newvscp);