luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix missing net type mappings in FST traces (#6582) (#6583)

This commit is contained in:
Matt Stroud 2025-10-22 01:07:51 +00:00 committed by GitHub
parent cc77233902
commit 6f055f84ce
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
6 changed files with 401 additions and 373 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
docs/CONTRIBUTORS
View File

@ -162,6 +162,7 @@ Marshal Qiao
Martin Schmidt Martin Schmidt
Martin Stadler Martin Stadler
Mateusz Gancarz Mateusz Gancarz
Matt Stroud
Matthew Ballance Matthew Ballance
Max Wipfli Max Wipfli
Michael Bedford Taylor Michael Bedford Taylor

3
include/verilated_fst_c.cpp
View File

@ -230,6 +230,9 @@ void VerilatedFst::declare(uint32_t code, const char* name, int dtypenum,
else if (kind == VerilatedTraceSigKind::TRI) varType = FST_VT_VCD_TRI; else if (kind == VerilatedTraceSigKind::TRI) varType = FST_VT_VCD_TRI;
else if (kind == VerilatedTraceSigKind::TRI0) varType = FST_VT_VCD_TRI0; else if (kind == VerilatedTraceSigKind::TRI0) varType = FST_VT_VCD_TRI0;
else if (kind == VerilatedTraceSigKind::TRI1) varType = FST_VT_VCD_TRI1; else if (kind == VerilatedTraceSigKind::TRI1) varType = FST_VT_VCD_TRI1;
else if (kind == VerilatedTraceSigKind::TRIAND) varType = FST_VT_VCD_TRIAND;
else if (kind == VerilatedTraceSigKind::TRIOR) varType = FST_VT_VCD_TRIOR;
else if (kind == VerilatedTraceSigKind::TRIREG) varType = FST_VT_VCD_TRIREG;
else if (kind == VerilatedTraceSigKind::WIRE) varType = FST_VT_VCD_WIRE; else if (kind == VerilatedTraceSigKind::WIRE) varType = FST_VT_VCD_WIRE;
// //
else if (type == VerilatedTraceSigType::INTEGER) varType = FST_VT_VCD_INTEGER; else if (type == VerilatedTraceSigType::INTEGER) varType = FST_VT_VCD_INTEGER;

3
include/verilated_trace.h
View File

@ -77,6 +77,9 @@ enum class VerilatedTraceSigKind : uint8_t {
TRI, TRI,
TRI0, TRI0,
TRI1, TRI1,
TRIAND,
TRIOR,
TRIREG,
WIRE, WIRE,
VAR, VAR,
}; };

756
test_regress/t/t_trace_fst.out
View File

File diff suppressed because it is too large Load Diff

6
test_regress/t/t_trace_fst.v
View File

@ -38,7 +38,13 @@ module t (/*AUTOARG*/
tri0 fst_tri0; tri0 fst_tri0;
tri1 fst_tri1; tri1 fst_tri1;
tri fst_tri; tri fst_tri;
triand fst_triand;
trior fst_trior;
//trireg fst_trireg; // Error-UNSUPPORTED
wand fst_wand;
wor fst_wor;
wire fst_wire; wire fst_wire;
uwire fst_uwire;
inout fst_inout; inout fst_inout;
Test test (/*AUTOINST*/ Test test (/*AUTOINST*/

5
test_regress/t/t_trace_saif.out
View File

@ -536,7 +536,12 @@
(fst_tri0 (T0 1000) (T1 0) (TZ 0) (TX 0) (TB 0) (TC 0)) (fst_tri0 (T0 1000) (T1 0) (TZ 0) (TX 0) (TB 0) (TC 0))
(fst_tri1 (T0 0) (T1 1000) (TZ 0) (TX 0) (TB 0) (TC 1)) (fst_tri1 (T0 0) (T1 1000) (TZ 0) (TX 0) (TB 0) (TC 1))
(fst_tri (T0 1000) (T1 0) (TZ 0) (TX 0) (TB 0) (TC 0)) (fst_tri (T0 1000) (T1 0) (TZ 0) (TX 0) (TB 0) (TC 0))
(fst_triand (T0 1000) (T1 0) (TZ 0) (TX 0) (TB 0) (TC 0))
(fst_trior (T0 1000) (T1 0) (TZ 0) (TX 0) (TB 0) (TC 0))
(fst_wand (T0 1000) (T1 0) (TZ 0) (TX 0) (TB 0) (TC 0))
(fst_wor (T0 1000) (T1 0) (TZ 0) (TX 0) (TB 0) (TC 0))
(fst_wire (T0 1000) (T1 0) (TZ 0) (TX 0) (TB 0) (TC 0)) (fst_wire (T0 1000) (T1 0) (TZ 0) (TX 0) (TB 0) (TC 0))
(fst_uwire (T0 1000) (T1 0) (TZ 0) (TX 0) (TB 0) (TC 0))
(fst_inout (T0 1000) (T1 0) (TZ 0) (TX 0) (TB 0) (TC 0)) (fst_inout (T0 1000) (T1 0) (TZ 0) (TX 0) (TB 0) (TC 0))
) )
(INSTANCE test (INSTANCE test