luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Commentary: Changes update

This commit is contained in:
Wilson Snyder 2025-12-16 08:14:37 -05:00
parent ef3fdbdcba
commit 66b3790444
4 changed files with 20 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
Changes
View File

@ -23,8 +23,11 @@ Verilator 5.043 devel
* Add `-param`/`-port` options to `public_flat*` control directives (#6685). [Geza Lore, Fractile Ltd.] * Add `-param`/`-port` options to `public_flat*` control directives (#6685). [Geza Lore, Fractile Ltd.]
* Add `--top` specifying `config` name (#6710). [Dan Ruelas-Petrisko] * Add `--top` specifying `config` name (#6710). [Dan Ruelas-Petrisko]
* Add `sc_biguint` pragma (#6712). [Jakub Wasilewski, Antmicro Ltd.] * Add `sc_biguint` pragma (#6712). [Jakub Wasilewski, Antmicro Ltd.]
* Add 'make venv' target (#6775). [Geza Lore]
* Add SUPERNFIRST error on super.new on non-first statement (#6784). [Artur Bieniek] * Add SUPERNFIRST error on super.new on non-first statement (#6784). [Artur Bieniek]
* Add fargs for reusability of --dump-inputs output (#6812). [Geza Lore]
* Support `std::randomize(){...}` (#4706) (#6573). [Yilou Wang] * Support `std::randomize(){...}` (#4706) (#6573). [Yilou Wang]
* Support force assignments to unpacked array elements (partial #4735) (#6787). [Ryszard Rozak, Antmicro Ltd.]
* Support `config` instance clauses (#5891 partial) (#6745). [Dan Ruelas-Petrisko] * Support `config` instance clauses (#5891 partial) (#6745). [Dan Ruelas-Petrisko]
* Support unpacked struct in localparam (#6053 partial) (#6708). [Jonathan Drolet] * Support unpacked struct in localparam (#6053 partial) (#6708). [Jonathan Drolet]
* Support randsequence (#6131). * Support randsequence (#6131).
@ -71,6 +74,7 @@ Verilator 5.043 devel
* Fix non-deterministic output when splitting Syms file. [Geza Lore, Fractile Ltd.] * Fix non-deterministic output when splitting Syms file. [Geza Lore, Fractile Ltd.]
* Fix crash on DFG driver lookup (#6649). [Geza Lore] * Fix crash on DFG driver lookup (#6649). [Geza Lore]
* Fix ccache-report with PCH files. [Geza Lore, Fractile Ltd.] * Fix ccache-report with PCH files. [Geza Lore, Fractile Ltd.]
* Fix parameterized class function (#6659) (#6802). [em2machine]
* Fix local interface parameter hierarchical access (#6661) (#6666). [Paul Swirhun] * Fix local interface parameter hierarchical access (#6661) (#6666). [Paul Swirhun]
* Fix splitting of Syms constructor/destructor bodies (#6662). [Geza Lore, Fractile Ltd.] * Fix splitting of Syms constructor/destructor bodies (#6662). [Geza Lore, Fractile Ltd.]
* Fix long C++ compilation due to VerilatedScope constructors (#6664). [Geza Lore, Fractile Ltd.] * Fix long C++ compilation due to VerilatedScope constructors (#6664). [Geza Lore, Fractile Ltd.]
@ -88,11 +92,13 @@ Verilator 5.043 devel
* Fix fork scheduling semantics (#6730). [Artur Bieniek, Antmicro Ltd.] * Fix fork scheduling semantics (#6730). [Artur Bieniek, Antmicro Ltd.]
* Fix internal fault when cross-class calling with DPI (#6735) (#6742). [Matthew Ballance] * Fix internal fault when cross-class calling with DPI (#6735) (#6742). [Matthew Ballance]
* Fix write variable placement for global constraints (#6740) (#6750) (#6797). [Yilou Wang] * Fix write variable placement for global constraints (#6740) (#6750) (#6797). [Yilou Wang]
* Fix resolution of specialized typedefs (#6754) (#6808). [em2machine]
* Fix UNSUPPORTED on force / release with complex selects (#6755). [Ryszard Rozak, Antmicro Ltd.] * Fix UNSUPPORTED on force / release with complex selects (#6755). [Ryszard Rozak, Antmicro Ltd.]
* Fix select assignment expansion (#6757). [Geza Lore] * Fix select assignment expansion (#6757). [Geza Lore]
* Fix `--lib-create` with multi-bit clocks (#6759). [Geza Lore] * Fix `--lib-create` with multi-bit clocks (#6759). [Geza Lore]
* Fix DFG reusing volatile variables. [Geza Lore] * Fix DFG reusing volatile variables. [Geza Lore]
* Fix DFG assertion on out-of-bounds selects. [Geza Lore] * Fix DFG assertion on out-of-bounds selects. [Geza Lore]
* Fix process reference giving no return statement error (#6767) (#6823). [Krzysztof Bieganski, Antmicro Ltd.]
* Fix class param static not found again error (#6768). * Fix class param static not found again error (#6768).
* Fix crash when super.new() called without a base class (#6772). [Matthew Ballance] * Fix crash when super.new() called without a base class (#6772). [Matthew Ballance]
* Fix class-in-class extends with parameters (#6773). * Fix class-in-class extends with parameters (#6773).
@ -102,6 +108,7 @@ Verilator 5.043 devel
* Fix `disable iff` in simple properties (#6783). [Ryszard Rozak, Antmicro Ltd.] * Fix `disable iff` in simple properties (#6783). [Ryszard Rozak, Antmicro Ltd.]
* Fix input sampling of clocking block signals (#6788). [Pawel Kojma, Antmicro Ltd.] * Fix input sampling of clocking block signals (#6788). [Pawel Kojma, Antmicro Ltd.]
* Fix O(n*2) analysis in const-bit-op-tree (#6791). [Geza Lore] * Fix O(n*2) analysis in const-bit-op-tree (#6791). [Geza Lore]
* Fix resized lvalues with warning suppressed (#6497) (#6816). [Alex Solomatnikov]
Verilator 5.042 2025-11-02 Verilator 5.042 2025-11-02

10
docs/guide/extensions.rst
View File

@ -287,12 +287,12 @@ or "`ifdef`"'s may break other tools.
.. option:: /*verilator&32;fargs <arguments>*/ .. option:: /*verilator&32;fargs <arguments>*/
For Verilator developers only. When a source file containing :option:`fargs` For Verilator developers only. When a source file containing these `fargs`
metacomments is passed to Verilator on the command line via the :option:`-f` metacomments is passed to Verilator on the command line via the :vlopt:`-f`
or :option:`-F` option, the provided arguments will be added as if specified or :vlopt:`-F` option, the provided arguments will be added as if specified
on the command line. The source file is not preprocessed before parsing for on the command line. The source file is not preprocessed before parsing for
arguments, and all :option:`fargs` comment will take effect, even if placed arguments, and all `fargs` comments will take effect, even if placed
undef an inactive :option:`\`ifdef`. undef an inactive `\`ifdef`.
.. option:: /*verilator&32;forceable*/ .. option:: /*verilator&32;forceable*/

14
docs/guide/verilating.rst
View File

@ -74,7 +74,7 @@ Verilator provides several mechanisms to find the source code containing a
module, primitive, interface, or program ("module" in this section) and module, primitive, interface, or program ("module" in this section) and
bind them to an instantiation. These capabilities are similar to the bind them to an instantiation. These capabilities are similar to the
"Precompiling in a single-pass" use model described in IEEE 1800-2023 "Precompiling in a single-pass" use model described in IEEE 1800-2023
33.5.1, although `config` is not yet supported. 33.5.1.
Verilator first reads all files provided on the command line and Verilator first reads all files provided on the command line and
:vlopt:`-f` files, and parses all modules within. Each module is assigned :vlopt:`-f` files, and parses all modules within. Each module is assigned
@ -91,12 +91,12 @@ Verilator attempts to figure out the top module itself, and if multiple
tops result a :option:`MULTITOP` warning is issued which may be suppressed tops result a :option:`MULTITOP` warning is issued which may be suppressed
(see details in :option:`MULTITOP`). (see details in :option:`MULTITOP`).
Verilator will attempt to bind lower unresolved instances first in the same Verilator will attempt to bind lower unresolved instances based first on
library name as the parent's instantiation library, and if not found search IEEE `config` specifications, second based on using the same library name
globally across all libraries in the order modules were declared. This as the parent's instantiation library, and finally search globally across
allows otherwise conflicting duplicate module names between libraries to all libraries in the order modules were declared. This allows otherwise
coexist uniquely within each library name. When IEEE `config use` is conflicting duplicate module names between libraries to coexist uniquely
supported, more complicated selections will be able to be specified. within each library name.
.. _hierarchical verilation: .. _hierarchical verilation:

1
docs/spelling.txt
View File

@ -720,6 +720,7 @@ expr
extern extern
ezchi ezchi
fanin fanin
fargs
fasttrace fasttrace
fauto fauto
fbranch fbranch