luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 01:54:01 +02:00
Code Issues Packages Projects Releases Wiki Activity

Add -x-initial-edge, bug570. by Jeremy Bennett; from BENNETT/initial-edge branch.

Browse Source
This commit is contained in:
Wilson Snyder
2012-11-02 19:55:34 -04:00
parent 0e921b5dff
commit 61e8836fbd
9 changed files with 223 additions and 16 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3Clock.cpp
+1 -1
View File
@@ -83,7 +83,7 @@ private:
if (vscp->user1p()) return ((AstVarScope*)vscp->user1p());
AstVar* varp = vscp->varp();
if (!varp->width1()) varp->v3error("Unsupported: Clock edge on non-single bit signal: "<<varp->prettyName());
string newvarname = ((string)"__Vclklast__"+vscp->scopep()->nameDotless()+"__"+varp->shortName());
string newvarname = ((string)"__Vclklast__"+vscp->scopep()->nameDotless()+"__"+varp->name());
AstVar* newvarp = new AstVar (vscp->fileline(), AstVarType::MODULETEMP, newvarname, VFlagLogicPacked(), 1);
m_modp->addStmtp(newvarp);
AstVarScope* newvscp = new AstVarScope(vscp->fileline(), m_scopep, newvarp);