Fix Verilog coverage to pass real column information

This commit is contained in:
Wilson Snyder
2020-05-31 09:05:10 -04:00
parent 047852eb08
commit 611e8b10c6
3 changed files with 18 additions and 20 deletions
+1 -1
View File
@@ -400,7 +400,7 @@ public:
puts(", ");
puts(cvtToStr(nodep->fileline()->lineno()));
puts(", ");
puts(cvtToStr(nodep->column()));
puts(cvtToStr(nodep->fileline()->firstColumn()));
puts(", ");
putsQuoted((!nodep->hier().empty() ? "." : "")
+ protectWordsIf(nodep->hier(), nodep->protect()));