mirror of
https://github.com/verilator/verilator.git
synced 2026-10-06 01:54:01 +02:00
Fix Verilog coverage to pass real column information
This commit is contained in:
+1
-1
@@ -400,7 +400,7 @@ public:
|
||||
puts(", ");
|
||||
puts(cvtToStr(nodep->fileline()->lineno()));
|
||||
puts(", ");
|
||||
puts(cvtToStr(nodep->column()));
|
||||
puts(cvtToStr(nodep->fileline()->firstColumn()));
|
||||
puts(", ");
|
||||
putsQuoted((!nodep->hier().empty() ? "." : "")
|
||||
+ protectWordsIf(nodep->hier(), nodep->protect()));
|
||||
|
||||
Reference in New Issue
Block a user