luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 01:54:01 +02:00
Code Issues Packages Projects Releases Wiki Activity

Internals: Use width when widthMin is the same. No functional change intended

Browse Source
This commit is contained in:
Wilson Snyder
2011-12-22 21:10:28 -05:00
parent b32f925468
commit 5e81543448
8 changed files with 24 additions and 16 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3Inst.cpp
+1 -1
View File
@@ -284,7 +284,7 @@ void V3Inst::pinReconnectSimple(AstPin* pinp, AstCell* cellp, AstNodeModule* mod
rhsp = new AstExtend (pinp->fileline(), rhsp);
}
} else if (pinp->width() < rhsp->width()) {
rhsp = new AstSel (pinp->fileline(), rhsp, 0, pinp->widthMin());
rhsp = new AstSel (pinp->fileline(), rhsp, 0, pinp->width());
}
rhsp->widthSignedFrom(pinp);
assignp = new AstAssignW (pinp->fileline(), pinexprp, rhsp);