luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 01:54:01 +02:00
Code Issues Packages Projects Releases Wiki Activity

Internals: Rename AstNode::userp to user1p for easier searching

Browse Source 
and to disambiguate from the vertex/edge-> userp.
This commit is contained in:
Wilson Snyder
2008-11-25 09:03:49 -05:00
parent 5563c9666c
commit 5bdb8674ed
41 changed files with 289 additions and 291 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3Unknown.cpp
+5 -5
View File
@@ -51,7 +51,7 @@ private:
// NODE STATE
// Cleared on Netlist
// AstArraySel::user() -> bool. Set true if already processed
AstUserInUse m_inuse;
AstUser1InUse m_inuser1;
// STATE
AstModule* m_modp; // Current module
@@ -227,8 +227,8 @@ private:
void visit(AstSel* nodep, AstNUser*) {
nodep->iterateChildren(*this);
if (!nodep->user()) {
nodep->user(1);
if (!nodep->user1()) {
nodep->user1(1);
// Guard against reading/writing past end of bit vector array
int maxmsb = 0;
bool lvalue = false;
@@ -295,8 +295,8 @@ private:
virtual void visit(AstArraySel* nodep, AstNUser*) {
nodep->iterateChildren(*this);
if (!nodep->user()) {
nodep->user(1);
if (!nodep->user1()) {
nodep->user1(1);
// Guard against reading/writing past end of arrays
AstNode* basefromp = AstArraySel::baseFromp(nodep->fromp());
int dimension = AstArraySel::dimension(nodep->fromp());