luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-09-05 00:41:39 +02:00
Code Issues Packages Projects Releases Wiki Activity

Remove implicit width 1 var creation. No functional change

Browse Source
This commit is contained in:
Wilson Snyder
2009-07-16 14:06:53 -04:00
parent 4dde1ede0e
commit 556d90a1b4
3 changed files with 3 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3Link.cpp
+1 -1
View File
@@ -156,7 +156,7 @@ private:
if (!forrefp->varp()) {
if (!noWarn) forrefp->v3warn(IMPLICIT,"Signal definition not found, creating implicitly: "<<forrefp->prettyName());
AstVar* newp = new AstVar (forrefp->fileline(), AstVarType::WIRE,
forrefp->name());
forrefp->name(), NULL, NULL); // width 1
newp->trace(m_modp->modTrace());
m_modp->addStmtp(newp);
// Link it to signal list