luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Use typedefs in test 

Signed-off-by: Ryszard Rozak <rrozak@antmicro.com>
This commit is contained in:
Ryszard Rozak 2025-04-08 16:12:49 +02:00
parent ca36e3a199
commit 4fb07fd244
1 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
test_regress/t/t_stream_unpack.v
View File

@ -15,10 +15,12 @@ typedef enum bit [5:0] {
module t (/*AUTOARG*/);
initial begin
bit arr[6];
typedef bit [5:0] bit6_t;
typedef bit bit6_unpacked_t[6];
bit6_unpacked_t arr;
bit [1:0] arr2[3];
bit [5:0] arr6[1];
bit [5:0] bit6 = 6'b111000;
bit6_t arr6[1];
bit6_t bit6 = 6'b111000;
bit [5:0] ans;
enum_t ans_enum;
logic [1:0] a [3] = {1, 0, 3};