luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

[#73220] adjust t_trace_counter_saif test golden file

This commit is contained in:
Mateusz Gancarz 2025-02-25 08:48:23 +01:00
parent 8347acacc9
commit 4c3915300e
1 changed files with 29 additions and 29 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

58
test_regress/t/t_trace_counter_saif.out
View File

@ -4,48 +4,48 @@
(DESIGN "t")
(DIVIDER / )
(TIMESCALE 1 ps)
(DURATION 999)
(DURATION 1000)
(INSTANCE top
(NET
(clk (T0 505) (T1 495) (TX 0) (TC 199) (IG 0))
(state[0] (T0 510) (T1 490) (TX 0) (TC 98) (IG 0))
(state[1] (T0 510) (T1 490) (TX 0) (TC 50) (IG 0))
(state[2] (T0 520) (T1 480) (TX 0) (TC 24) (IG 0))
(state[3] (T0 570) (T1 430) (TX 0) (TC 13) (IG 0))
(state[4] (T0 600) (T1 400) (TX 0) (TC 5) (IG 0))
(state[5] (T0 680) (T1 320) (TX 0) (TC 2) (IG 0))
(state[6] (T0 760) (T1 240) (TX 0) (TC 1) (IG 0))
(state\[0\] (T0 510) (T1 490) (TX 0) (TC 98) (IG 0))
(state\[1\] (T0 510) (T1 490) (TX 0) (TC 50) (IG 0))
(state\[2\] (T0 520) (T1 480) (TX 0) (TC 24) (IG 0))
(state\[3\] (T0 570) (T1 430) (TX 0) (TC 13) (IG 0))
(state\[4\] (T0 600) (T1 400) (TX 0) (TC 5) (IG 0))
(state\[5\] (T0 680) (T1 320) (TX 0) (TC 2) (IG 0))
(state\[6\] (T0 760) (T1 240) (TX 0) (TC 1) (IG 0))
)
(INSTANCE t
(NET
(clk (T0 505) (T1 495) (TX 0) (TC 199) (IG 0))
(rst (T0 20) (T1 980) (TX 0) (TC 3) (IG 0))
(state[0] (T0 510) (T1 490) (TX 0) (TC 98) (IG 0))
(state[1] (T0 510) (T1 490) (TX 0) (TC 50) (IG 0))
(state[2] (T0 520) (T1 480) (TX 0) (TC 24) (IG 0))
(state[3] (T0 570) (T1 430) (TX 0) (TC 13) (IG 0))
(state[4] (T0 600) (T1 400) (TX 0) (TC 5) (IG 0))
(state[5] (T0 680) (T1 320) (TX 0) (TC 2) (IG 0))
(state[6] (T0 760) (T1 240) (TX 0) (TC 1) (IG 0))
(cyc[0] (T0 500) (T1 500) (TX 0) (TC 100) (IG 0))
(cyc[1] (T0 500) (T1 500) (TX 0) (TC 50) (IG 0))
(cyc[2] (T0 520) (T1 480) (TX 0) (TC 25) (IG 0))
(cyc[3] (T0 520) (T1 480) (TX 0) (TC 12) (IG 0))
(cyc[4] (T0 520) (T1 480) (TX 0) (TC 6) (IG 0))
(cyc[5] (T0 640) (T1 360) (TX 0) (TC 3) (IG 0))
(cyc[6] (T0 640) (T1 360) (TX 0) (TC 1) (IG 0))
(state\[0\] (T0 510) (T1 490) (TX 0) (TC 98) (IG 0))
(state\[1\] (T0 510) (T1 490) (TX 0) (TC 50) (IG 0))
(state\[2\] (T0 520) (T1 480) (TX 0) (TC 24) (IG 0))
(state\[3\] (T0 570) (T1 430) (TX 0) (TC 13) (IG 0))
(state\[4\] (T0 600) (T1 400) (TX 0) (TC 5) (IG 0))
(state\[5\] (T0 680) (T1 320) (TX 0) (TC 2) (IG 0))
(state\[6\] (T0 760) (T1 240) (TX 0) (TC 1) (IG 0))
(cyc\[0\] (T0 500) (T1 500) (TX 0) (TC 100) (IG 0))
(cyc\[1\] (T0 500) (T1 500) (TX 0) (TC 50) (IG 0))
(cyc\[2\] (T0 520) (T1 480) (TX 0) (TC 25) (IG 0))
(cyc\[3\] (T0 520) (T1 480) (TX 0) (TC 12) (IG 0))
(cyc\[4\] (T0 520) (T1 480) (TX 0) (TC 6) (IG 0))
(cyc\[5\] (T0 640) (T1 360) (TX 0) (TC 3) (IG 0))
(cyc\[6\] (T0 640) (T1 360) (TX 0) (TC 1) (IG 0))
)
(INSTANCE c0
(NET
(clk (T0 505) (T1 495) (TX 0) (TC 199) (IG 0))
(rst (T0 20) (T1 980) (TX 0) (TC 3) (IG 0))
(out[0] (T0 510) (T1 490) (TX 0) (TC 98) (IG 0))
(out[1] (T0 510) (T1 490) (TX 0) (TC 50) (IG 0))
(out[2] (T0 520) (T1 480) (TX 0) (TC 24) (IG 0))
(out[3] (T0 570) (T1 430) (TX 0) (TC 13) (IG 0))
(out[4] (T0 600) (T1 400) (TX 0) (TC 5) (IG 0))
(out[5] (T0 680) (T1 320) (TX 0) (TC 2) (IG 0))
(out[6] (T0 760) (T1 240) (TX 0) (TC 1) (IG 0))
(out\[0\] (T0 510) (T1 490) (TX 0) (TC 98) (IG 0))
(out\[1\] (T0 510) (T1 490) (TX 0) (TC 50) (IG 0))
(out\[2\] (T0 520) (T1 480) (TX 0) (TC 24) (IG 0))
(out\[3\] (T0 570) (T1 430) (TX 0) (TC 13) (IG 0))
(out\[4\] (T0 600) (T1 400) (TX 0) (TC 5) (IG 0))
(out\[5\] (T0 680) (T1 320) (TX 0) (TC 2) (IG 0))
(out\[6\] (T0 760) (T1 240) (TX 0) (TC 1) (IG 0))
)
)
)