mirror of
https://github.com/verilator/verilator.git
synced 2026-10-06 10:03:44 +02:00
@@ -62,8 +62,11 @@ class LinkLValueVisitor final : public VNVisitor {
|
||||
if (m_setForcedByCode) {
|
||||
nodep->varp()->setForcedByCode();
|
||||
} else if (!nodep->varp()->isFuncLocal() && nodep->varp()->isReadOnly()) {
|
||||
nodep->v3warn(ASSIGNIN,
|
||||
"Assigning to input/const variable: " << nodep->prettyNameQ());
|
||||
// This is allowed with IEEE 1800-2009 module input with default value.
|
||||
// the checking now happens in V3Width::visit(AstNodeVarRef*)
|
||||
// If you were to check here, it would fail on module inputs with default value,
|
||||
// because Inputs are isReadOnly()=true, and we don't yet have visibility into
|
||||
// it being an Initial style procedure.
|
||||
}
|
||||
}
|
||||
iterateChildren(nodep);
|
||||
|
||||
Reference in New Issue
Block a user