luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 01:54:01 +02:00
Code Issues Packages Projects Releases Wiki Activity

Commentary: spelling

Browse Source
This commit is contained in:
Wilson Snyder
2025-12-28 21:30:16 -05:00
parent a0798eb838
commit 4775399716
10 changed files with 14 additions and 14 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3Inline.cpp
+2 -2
View File
@@ -492,7 +492,7 @@ void connectPort(AstNodeModule* modp, AstVar* nodep, AstNodeExpr* pinExprp) {
// If it is being inlined, create the alias for it
if (inlineIt) {
UINFO(6, "Inlning port variable: " << nodep);
UINFO(6, "Inlining port variable: " << nodep);
if (nodep->isIfaceRef()) {
modp->addStmtsp(
new AstAliasScope{flp, portRef(VAccess::WRITE), pinRef(VAccess::READ)});
@@ -510,7 +510,7 @@ void connectPort(AstNodeModule* modp, AstVar* nodep, AstNodeExpr* pinExprp) {
}
// Otherwise create the continuous assignment between the port var and the pin expression
UINFO(6, "Not inlning port variable: " << nodep);
UINFO(6, "Not inlining port variable: " << nodep);
if (nodep->direction() == VDirection::INPUT) {
AstAssignW* const ap = new AstAssignW{flp, portRef(VAccess::WRITE), pinRef(VAccess::READ)};
modp->addStmtsp(new AstAlways{ap});