luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-05 17:43:31 +02:00
Code Issues Packages Projects Releases Wiki Activity

Support posedge of bit-selected signals, bug45.

Browse Source
This commit is contained in:
Wilson Snyder
2008-11-22 21:10:20 -05:00
parent b07dd622fa
commit 41dbfc9e1c
8 changed files with 238 additions and 14 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3Active.cpp
+2 -1
View File
@@ -278,8 +278,9 @@ private:
// We'll add it as a generic COMBO SenItem in a moment.
itemp->unlinkFrBack()->deleteTree(); itemp=NULL; senp=NULL;
} else if (itemp->varrefp()) {
// V3LinkResolve should have cleaned most of these up
if (itemp->varrefp()->width()>1) itemp->v3error("Unsupported: Non-single bit wide signal pos/negedge sensitivity: "
<<itemp->varrefp()->prettyName());
<<itemp->varrefp()->prettyName());
sequent = true;
itemp->varrefp()->varp()->usedClock(true);
}