luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Commentary

This commit is contained in:
Wilson Snyder 2025-05-02 07:26:56 -04:00
parent 2c0372acdf
commit 3b8d10cae5
2 changed files with 14 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
docs/guide/warnings.rst
View File

@ -1463,15 +1463,7 @@ List Of Warnings
than zero, when it is to be used in a preprocessor expression.
.. option:: PROCASSWIRE
.. TODO better example
An error that a procedural assignment is setting a wire. According to IEEE,
a var/reg must be used as the target of procedural assignments.
.. option:: PROCINITASSIGN
.. option:: PROCASSINIT
Warns that the specified signal is given an initial value where it is
declared, and is also driven in an always process. Typically such
@ -1480,15 +1472,15 @@ List Of Warnings
Faulty example:
.. include:: ../../docs/gen/ex_PROCINITASSIGN_faulty.rst
.. include:: ../../docs/gen/ex_PROCASSINIT_faulty.rst
Results in:
.. include:: ../../docs/gen/ex_PROCINITASSIGN_msg.rst
.. include:: ../../docs/gen/ex_PROCASSINIT_msg.rst
One possible fix, adding a reset to the always:
.. include:: ../../docs/gen/ex_PROCINITASSIGN_fixed.rst
.. include:: ../../docs/gen/ex_PROCASSINIT_fixed.rst
Alternatively, use an initial block for the initialization:
@ -1500,6 +1492,14 @@ List Of Warnings
correctly.
.. option:: PROCASSWIRE
.. TODO better example
An error that a procedural assignment is setting a wire. According to IEEE,
a var/reg must be used as the target of procedural assignments.
.. option:: PROFOUTOFDATE
Warns that threads were scheduled using estimated costs, even though

2
docs/spelling.txt
View File

@ -273,6 +273,7 @@ Mednick
Mei
Melo
Menküc
Menon
Michail
Michiels
Microsystems
@ -303,6 +304,7 @@ Nauticus
Newgard
Nigam
Nikana
Niraj
Niranjan
Nitza
Noack