luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 01:54:01 +02:00
Code Issues Packages Projects Releases Wiki Activity

Internals: Remove m_logicMap as m_detailedMap covers it. No functional change intended.

Browse Source
This commit is contained in:
Wilson Snyder
2019-08-04 08:16:24 -04:00
parent a95f58749f
commit 3a720204c2
6 changed files with 5 additions and 46 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3Ast.cpp
+1 -1
View File
@@ -1139,7 +1139,7 @@ void AstNode::v3errorEnd(std::ostringstream& str) const {
void AstNode::dtypeChgSigned(bool flag) {
UASSERT_OBJ(dtypep(), this, "No dtype when changing to (un)signed");
dtypeChgWidthSigned(dtypep()->width(), dtypep()->widthMin(),
flag ? AstNumeric::SIGNED : AstNumeric::UNSIGNED);
AstNumeric::fromBool(flag));
}
void AstNode::dtypeChgWidth(int width, int widthMin) {
UASSERT_OBJ(dtypep(), this,