luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-09-05 08:42:46 +02:00
Code Issues Packages Projects Releases Wiki Activity

Support clocking event on a sequence declaration body (#7598) (#7793)

Browse Source 
Fixes #7598.
This commit is contained in:
Yilou Wang
2026-06-17 17:57:18 -04:00
committed by GitHub
parent 26c85d4495
commit 3a4377d39e
12 changed files with 258 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3Width.cpp
+16
View File
@@ -1837,6 +1837,22 @@ class WidthVisitor final : public VNVisitor {
nodep->dtypeSetBit();
}
}
void visit(AstSClocked* nodep) override {
VL_RESTORER(m_underSExpr);
m_underSExpr = true;
m_hasSExpr = true;
assertAtExpr(nodep);
if (m_vup->prelim()) {
// Width each clock expression directly; the senitem chain is hoisted to
// the assertion clock by V3AssertNfa, where it is fully processed.
for (AstSenItem* senp = nodep->sensesp(); senp;
senp = VN_CAST(senp->nextp(), SenItem)) {
userIterateAndNext(senp->sensp(), WidthVP{SELF, BOTH}.p());
}
iterateCheckBool(nodep, "exprp", nodep->exprp(), BOTH);
nodep->dtypeSetBit();
}
}
void visit(AstURandomRange* nodep) override {
assertAtExpr(nodep);
if (m_vup->prelim()) {