luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add test with 0 exponent 

Signed-off-by: Kamil Danecki <kdanecki@internships.antmicro.com>
This commit is contained in:
Kamil Danecki 2026-02-13 14:38:09 +01:00
parent 2ce417e476
commit 39df12cf4d
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
test_regress/t/t_constraint_operators.v
View File

@ -43,6 +43,8 @@ class Packet;
// check for negative values in constant
constraint c_power_neg_exp { v ** 4'shf == 0; }
constraint c_power_u_neg_exp { f ** 4'shf == 0; }
constraint c_power_zero_exp { v ** 0 == 1; }
constraint c_power_u_zero_exp { f ** 0 == 1; }
constraint impl { tiny == 1 -> x != 10; }
constraint concat { {c, b} != 'h1111; }
constraint unary { !(-~c == 'h22); }