luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 01:54:01 +02:00
Code Issues Packages Projects Releases Wiki Activity

Allow empty top-level module name, to match standalone simulation

Browse Source
This commit is contained in:
Wilson Snyder
2010-02-03 19:19:18 -05:00
parent e40fbf1470
commit 3912e5ef0b
6 changed files with 34 additions and 13 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3EmitCSyms.cpp
+2 -1
View File
@@ -290,7 +290,8 @@ void EmitCSyms::emitSymImp() {
} else {
ofp()->printf("\t%c %-30s ", comma, scopep->nameDotless().c_str());
puts("(Verilated::catName(topp->name(),");
putsQuoted("."+scopep->prettyName());
// The "." is added by catName
putsQuoted(scopep->prettyName());
puts("))\n");
comma=',';
}