luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-09-07 01:52:17 +02:00
Code Issues Packages Projects Releases Wiki Activity

Allow empty top-level module name, to match standalone simulation

Browse Source
This commit is contained in:
Wilson Snyder
2010-02-03 19:19:18 -05:00
parent e40fbf1470
commit 3912e5ef0b
6 changed files with 34 additions and 13 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3AstNodes.cpp
+2
View File
@@ -337,6 +337,8 @@ string AstScopeName::scopePrettyName() const {
}
// TOP will be replaced by top->name()
if (out.substr(0,10) == "__DOT__TOP") out.replace(0,10,"");
if (out.substr(0,7) == "__DOT__") out.replace(0,7,"");
if (out.substr(0,1) == ".") out.replace(0,1,"");
return AstNode::prettyName(out);
}