luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add tests 

Signed-off-by: Ryszard Rozak <rrozak@antmicro.com>
This commit is contained in:
Ryszard Rozak 2025-04-03 10:57:39 +02:00
parent 49f19d24f6
commit 2c1444cb82
1 changed files with 15 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
test_regress/t/t_stream_unpack.v
View File

@ -31,6 +31,9 @@ module t (/*AUTOARG*/);
{ >> bit {arr}} = bit6;
`checkp(arr, "'{'h1, 'h1, 'h1, 'h0, 'h0, 'h0} ");
arr = { >> bit {bit6}};
`checkp(arr, "'{'h1, 'h1, 'h1, 'h0, 'h0, 'h0} ");
ans = { >> bit {arr} };
`checkh(ans, bit6);
@ -40,6 +43,9 @@ module t (/*AUTOARG*/);
{ << bit {arr}} = bit6;
`checkp(arr, "'{'h0, 'h0, 'h0, 'h1, 'h1, 'h1} ");
arr = { << bit {bit6}};
`checkp(arr, "'{'h0, 'h0, 'h0, 'h1, 'h1, 'h1} ");
ans = { << bit {arr} };
`checkh(ans, bit6);
@ -49,6 +55,9 @@ module t (/*AUTOARG*/);
{ >> bit[1:0] {arr2}} = bit6;
`checkp(arr2, "'{'h3, 'h2, 'h0} ");
arr2 = { >> bit[1:0] {bit6}};
`checkp(arr2, "'{'h3, 'h2, 'h0} ");
ans = { >> bit[1:0] {arr2} };
`checkh(ans, bit6);
@ -67,6 +76,9 @@ module t (/*AUTOARG*/);
{ >> bit [5:0] {arr6} } = bit6;
`checkp(arr6, "'{'h38} ");
arr6 = { >> bit [5:0] {bit6}};
`checkp(arr6, "'{'h38} ");
ans = { >> bit[5:0] {arr6} };
`checkh(ans, bit6);
@ -76,6 +88,9 @@ module t (/*AUTOARG*/);
{ << bit [5:0] {arr6} } = bit6;
`checkp(arr6, "'{'h38} ");
arr6 = { << bit [5:0] {bit6}};
`checkp(arr6, "'{'h38} ");
ans = { << bit[5:0] {arr6} };
`checkh(ans, bit6);