luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Tests: Fix buggy size test.

This commit is contained in:
Wilson Snyder 2018-11-26 18:22:20 -05:00
parent 5cc11839b5
commit 2a43410fa6
1 changed files with 9 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
test_regress/t/t_interface_param2.v
View File

@ -29,6 +29,9 @@ interface simple_bus #(AWIDTH = 8, DWIDTH = 8)
output req, addr, output req, addr,
output data); output data);
initial begin
if (DWIDTH != 16) $stop;
end
endinterface: simple_bus endinterface: simple_bus
module mem(interface a); module mem(interface a);
@ -36,7 +39,7 @@ module mem(interface a);
always @(posedge a.clk) always @(posedge a.clk)
a.gnt <= a.req & avail; a.gnt <= a.req & avail;
initial begin initial begin
if ($bits(a.data != 16)) $stop; if ($bits(a.data) != 16) $stop;
$write("*-* All Finished *-*\n"); $write("*-* All Finished *-*\n");
$finish; $finish;
end end