luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Commentary: Changes update

This commit is contained in:
Wilson Snyder 2026-02-16 05:38:03 -05:00
parent 505d33b35a
commit 28d04c809f
3 changed files with 16 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
Changes
View File

@ -11,6 +11,11 @@ contributors that suggested or implemented a given issue are shown in []. Thanks
Verilator 5.045 devel
==========================
**Important:**
* Support #0 delays with IEEE-1800 compliant semantics (#7079). [Geza Lore]
This may require `-no-sched-zero-delay` to maintain performance vs. previous versions.
**Other:**
* Add IEEE 4-state type lint checks (#3645 partial) (#6895). [Jose Drowne]
@ -46,6 +51,8 @@ Verilator 5.045 devel
* Optimize more wide operation temporaries with substitution (#6972). [Geza Lore, Testorrent USA, Inc.]
* Optimize right shifts as clean (#6981). [Geza Lore, Testorrent USA, Inc.]
* Optimize temporary insertion for concatenations in DFG (#7013). [Geza Lore, Testorrent USA, Inc.]
* Optimize removing redundant variables during DFG Peephole pass (#7076). [Geza Lore]
* Optimize additional DFG peephole Shift and Concat patterns (#7077). [Geza Lore]
* Fix MULTIDRIVEN with task and default driver (#4045) (#6858). [em2machine]
* Fix parameterized virtual interface references that have no model references (#4286).
* Fix hierarchical interface/modport issues (#5941) (#6997). [Leela Pakanati]
@ -69,7 +76,7 @@ Verilator 5.045 devel
* Fix memory leak in vpi_put_value and vpi_get_value (#6917). [Christian Hecken]
* Fix segfault after assignment pattern XOR error (#6928) (#6931). [emmettifelts]
* Fix delayed initial assignment (#6929). [Todd Strader]
* Fix event triggering (#6932). [Igor Zaworski, Antmicro Ltd.]
* Fix event triggering (#6932) (#7072). [Igor Zaworski, Antmicro Ltd.]
* Fix `--top-module` with underscores (#6940). [Christopher Batten]
* Fix variable randomization to better differ by seed (#6945) (#6956). [Rodrigo Batista de Moraes]
* Fix null pointer dereference in class member trigger expressions (#6946). [Cameron Waite]
@ -85,9 +92,11 @@ Verilator 5.045 devel
* Fix inline foreach constraints on dynamic arrays of class objects (#7030) (#7037). [Yilou Wang]
* Fix rand_mode() on nested object variables causing Z3 solver error (#7031) (#7034). [Yilou Wang]
* Fix non-member identifiers used inside constraints (#7033). [Pawel Kojma, Antmicro Ltd.]
* Fix tracing without module inlining to match with inlining (#7041). [Geza Lore]
* Fix tracing without module inlining to match with inlining (#7041). [Geza Lore, Testorrent USA, Inc.]
* Fix scope tree in traces in hierarchical mode (#7042). [Geza Lore, Testorrent USA, Inc.]
* Fix rand_mode()/constraint_mode() when used as function arguments (#7051) (#7055). [Yilou Wang]
* Fix constraint_mode()/rand_mode() in constructor being overwritten (#7054). [Yilou Wang]
* Fix constant propagating DPI-written variables (#7074). [Geza Lore]
Verilator 5.044 2026-01-01

6
docs/guide/exe_verilator.rst
View File

@ -1596,6 +1596,8 @@ Summary:
.. option:: --sched-zero-delay
.. option:: --no-sched-zero-delay
Specifies if the generated code should support ``#0`` delays with full IEEE
1800 standard scheduling semantics. Full ``#0`` support has a simulation
performance cost. If :vlopt:`--sched-zero-delay` is used, the generated code
@ -2590,5 +2592,5 @@ The grammar of control commands is as follows:
.. option:: verilator_lib -module "<modulename>"
Internal use only. Marks the specified module as being a stub for a library
created by :option:`--lib-creat` (including when created with
:option:`--hierarchical`). Required for special internal processing.
created by :vlopt:`--lib-create` (including when created with
:vlopt:`--hierarchical`). Required for special internal processing.

1
docs/spelling.txt
View File

@ -1088,6 +1088,7 @@ sc
scalared
sccache
sccanf
sched
seg
setuphold
sformat