luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 18:13:50 +02:00
Code Issues Packages Projects Releases Wiki Activity

Merge from master

Browse Source
This commit is contained in:
Wilson Snyder
2018-07-14 19:27:51 -04:00
parent cf4bf9b7a5 9e3a88c41d
commit 22939d7473
11 changed files with 16 additions and 14 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3Order.cpp
+2 -2
View File
@@ -1501,7 +1501,7 @@ void OrderVisitor::processEdgeReport() {
// Make report of all signal names and what clock edges they have
string filename = v3Global.debugFilename("order_edges.txt");
const vl_unique_ptr<std::ofstream> logp (V3File::new_ofstream(filename));
if (logp->fail()) v3fatalSrc("Can't write "<<filename);
if (logp->fail()) v3fatal("Can't write "<<filename);
//Testing emitter: V3EmitV::verilogForTree(v3Global.rootp(), *logp);
std::deque<string> report;
@@ -1776,7 +1776,7 @@ void OrderVisitor::process() {
if (0 && debug()) {
string dfilename = v3Global.opt.makeDir()+"/"+v3Global.opt.prefix()+"_INT_order";
const vl_unique_ptr<std::ofstream> logp (V3File::new_ofstream(dfilename));
if (logp->fail()) v3fatalSrc("Can't write "<<dfilename);
if (logp->fail()) v3fatal("Can't write "<<dfilename);
m_graph.dump(*logp);
}
}