luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Internals: UNSUPPORTED commentary

This commit is contained in:
Wilson Snyder 2023-03-05 16:45:07 -05:00
parent a1d4cd658e
commit 19bc257002
2 changed files with 29 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
src/verilog.y
View File

@ -3228,12 +3228,23 @@ cellparamItemE<pinp>: // IEEE: named_parameter_assignment + empty
| '.' idAny '(' exprOrDataType ')' | '.' idAny '(' exprOrDataType ')'
{ $$ = new AstPin{$<fl>2, PINNUMINC(), *$2, $4}; { $$ = new AstPin{$<fl>2, PINNUMINC(), *$2, $4};
$$->svDotName(true); } $$->svDotName(true); }
//UNSUP '.' idAny '(' exprOrDataType/*expr*/ ':' expr ')' { } //UNSUP | '.' idAny '(' exprOrDataType/*expr*/ ':' expr ')'
//UNSUP '.' idAny '(' exprOrDataType/*expr*/ ':' expr ':' expr ')' { } //UNSUP { MINTYPMAXDLYUNSUP($4); DEL($4);
//UNSUP $$ = new AstPin{$<fl>2, PINNUMINC(), *$2, $6};
//UNSUP $$->svDotName(true); }
//UNSUP | '.' idAny '(' exprOrDataType/*expr*/ ':' expr ':' expr ')'
//UNSUP { MINTYPMAXDLYUNSUP($4); DEL($4); DEL($8);
//UNSUP $$ = new AstPin{$<fl>2, PINNUMINC(), *$2, $6};
//UNSUP $$->svDotName(true); }
// // data_type for 'parameter type' hookups // // data_type for 'parameter type' hookups
| exprOrDataType { $$ = new AstPin{FILELINE_OR_CRE($1), PINNUMINC(), "", $1}; } | exprOrDataType
//UNSUP exprOrDataType/*expr*/ ':' expr { } { $$ = new AstPin{FILELINE_OR_CRE($1), PINNUMINC(), "", $1}; }
//UNSUP exprOrDataType/*expr*/ ':' expr ':' expr { } //UNSUP | exprOrDataType/*expr*/ ':' expr
//UNSUP { MINTYPMAXDLYUNSUP($1); DEL($1);
//UNSUP $$ = new AstPin{FILELINE_OR_CRE($3), PINNUMINC(), "", $3}; }
//UNSUP | exprOrDataType/*expr*/ ':' expr ':' expr
//UNSUP { MINTYPMAXDLYUNSUP($1); DEL($1); DEL($5);
//UNSUP $$ = new AstPin{FILELINE_OR_CRE($3), PINNUMINC(), "", $3}; }
; ;
cellpinItemE<pinp>: // IEEE: named_port_connection + empty cellpinItemE<pinp>: // IEEE: named_port_connection + empty

13
test_regress/t/t_param_mintypmax.v
View File

@ -8,10 +8,23 @@ module t (/*AUTOARG*/);
parameter MTM = (1:2:3); parameter MTM = (1:2:3);
sub sub ();
//UNSUP sub #(.MTM(10:20:30)) sub20name ();
//UNSUP sub #(.MTM(100:200)) sub200name ();
//UNSUP sub #(10:20:30) sub20pos ();
//UNSUP sub #(100:200) sub200pos ();
initial begin initial begin
if (MTM != 2) $stop; if (MTM != 2) $stop;
//UNSUP if (sub20pos.MTM != 20) $stop;
//UNSUP if (sub200pos.MTM != 200) $stop;
//UNSUP if (sub20name.MTM != 20) $stop;
//UNSUP if (sub200name.MTM != 200) $stop;
$write("*-* All Finished *-*\n"); $write("*-* All Finished *-*\n");
$finish; $finish;
end end
endmodule endmodule
module sub #(parameter MTM = (1:2:3)) ();
endmodule