luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Re-sync parser on endclass 

Signed-off-by: Arkadiusz Kozdra <akozdra@antmicro.com>
This commit is contained in:
Arkadiusz Kozdra 2024-09-11 14:10:29 +02:00
parent 6b8f253ecd
commit 140eb0a6e5
1 changed files with 7 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/verilog.y
View File

@ -7030,14 +7030,14 @@ class_declaration<nodep>: // ==IEEE: part of class_declaration
/*mid*/ { // Allow resolving types declared in base extends class /*mid*/ { // Allow resolving types declared in base extends class
if ($<scp>3) SYMP->importExtends($<scp>3); if ($<scp>3) SYMP->importExtends($<scp>3);
} }
/*cont*/ class_itemListE yENDCLASS endLabelE /*cont*/ class_itemListEnd endLabelE
{ $$ = $1; $1->addMembersp($2); { $$ = $1; $1->addMembersp($2);
if ($2) $1->isParameterized(true); if ($2) $1->isParameterized(true);
$1->addExtendsp($3); $1->addExtendsp($3);
$1->addExtendsp($4); $1->addExtendsp($4);
$1->addMembersp($7); $1->addMembersp($7);
SYMP->popScope($$); SYMP->popScope($$);
GRAMMARP->endLabel($<fl>9, $1, $9); } GRAMMARP->endLabel($<fl>8, $1, $8); }
; ;
classFront<classp>: // IEEE: part of class_declaration classFront<classp>: // IEEE: part of class_declaration
@ -7216,9 +7216,11 @@ localNextId<nodeExprp>: // local
//^^^========= //^^^=========
class_itemListE<nodep>: class_itemListEnd<nodep>:
/* empty */ { $$ = nullptr; } yENDCLASS { $$ = nullptr; }
| class_itemList { $$ = $1; } | class_itemList yENDCLASS { $$ = $1; }
| error yENDCLASS { $$ = nullptr; }
| class_itemList error yENDCLASS { $$ = $1; }
; ;
class_itemList<nodep>: class_itemList<nodep>: