2025-09-18 02:42:51 +02:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2026-01-27 02:24:34 +01:00
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
|
|
|
// SPDX-FileCopyrightText: 2025 Wilson Snyder
|
2025-09-18 02:42:51 +02:00
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
|
|
|
|
|
|
module t;
|
|
|
|
|
|
|
|
|
|
bit bad = '{1'b1}; // <--- BAD: Can't assign pattern to scalar
|
|
|
|
|
|
|
|
|
|
initial $stop;
|
|
|
|
|
endmodule
|