2024-09-11 01:14:52 +02:00
|
|
|
#!/usr/bin/env python3
|
|
|
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
|
|
|
|
#
|
|
|
|
|
# Copyright 2024 by Wilson Snyder. This program is free software; you
|
|
|
|
|
# can redistribute it and/or modify it under the terms of either the GNU
|
|
|
|
|
# Lesser General Public License Version 3 or the Perl Artistic License
|
|
|
|
|
# Version 2.0.
|
|
|
|
|
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
|
|
|
|
|
|
|
|
|
|
import vltest_bootstrap
|
|
|
|
|
|
|
|
|
|
test.scenarios('simulator')
|
|
|
|
|
|
2025-10-12 02:58:03 +02:00
|
|
|
test.compile(verilator_flags2=[
|
|
|
|
|
'--trace-vcd --binary',
|
|
|
|
|
'--dumpi-V3Trace 9' # Dev coverage of the V3DumpFinder debug code
|
|
|
|
|
])
|
2024-09-11 01:14:52 +02:00
|
|
|
|
|
|
|
|
test.execute()
|
|
|
|
|
|
|
|
|
|
test.vcd_identical(test.trace_filename, test.golden_filename)
|
|
|
|
|
|
|
|
|
|
test.passes()
|
