verilator/test_regress/t/t_lint_subout_bad.py

21 lines
591 B
Python
Raw Normal View History

2024-09-08 19:00:03 +02:00
#!/usr/bin/env python3
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
2024-01-01 09:19:59 +01:00
# Copyright 2024 by Wilson Snyder. This program is free software; you
# can redistribute it and/or modify it under the terms of either the GNU
# Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0.
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
2024-09-08 19:00:03 +02:00
import vltest_bootstrap
2024-09-08 19:00:03 +02:00
test.scenarios('vlt')
2024-09-08 19:00:03 +02:00
test.compile(
# No --lint-only as got compile error
2025-04-05 16:46:39 +02:00
verilator_flags2=["--trace-vcd"],
2024-09-08 19:00:03 +02:00
fails=True,
expect_filename=test.golden_filename)
2024-09-08 19:00:03 +02:00
test.passes()