verilator/test_regress/t/t_class_extern_bad.v

17 lines
395 B
Systemverilog
Raw Normal View History

2020-08-23 01:46:21 +02:00
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2020 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
class Base1;
extern task nodef();
extern task nodef(); // <--- Error: duplicate
2020-08-23 01:46:21 +02:00
endclass
task Base1::noproto(); // <--- Error: Missing prototype
2020-08-23 01:46:21 +02:00
endtask
module t;
2020-08-23 01:46:21 +02:00
endmodule