2024-08-08 18:16:54 +02:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2026-01-27 02:24:34 +01:00
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
|
|
|
// SPDX-FileCopyrightText: 2024 Wilson Snyder
|
2024-08-08 18:16:54 +02:00
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
|
|
|
|
|
|
`verilator_config
|
|
|
|
|
|
|
|
|
|
// Turn tracing off for all scopes by default
|
|
|
|
|
tracing_off -scope "*" -levels 0
|
|
|
|
|
// Turn it back on only for *.mid_b.* and below
|
|
|
|
|
tracing_on -scope "*.mid_b.*" -levels 0
|