2022-11-28 16:53:55 +01:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2026-01-27 02:24:34 +01:00
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
|
|
|
// SPDX-FileCopyrightText: 2022 Antmicro Ltd
|
2022-11-28 16:53:55 +01:00
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
|
|
|
|
|
|
package std;
|
|
|
|
|
endpackage
|
|
|
|
|
|
|
|
|
|
module t;
|
|
|
|
|
endmodule
|