2025-05-30 03:02:00 +02:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2026-01-27 02:24:34 +01:00
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
|
|
|
// SPDX-FileCopyrightText: 2011 Wilson Snyder
|
2025-05-30 03:02:00 +02:00
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
|
|
2025-12-21 03:46:43 +01:00
|
|
|
module t (
|
|
|
|
|
input i
|
|
|
|
|
);
|
|
|
|
|
// verilator lint_off MODMISSING
|
|
|
|
|
foobar sub (i);
|
2025-05-30 03:02:00 +02:00
|
|
|
endmodule
|