2025-06-30 02:17:27 +02:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2026-01-27 02:24:34 +01:00
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
|
|
|
// SPDX-FileCopyrightText: 2025 Wilson Snyder
|
2025-06-30 02:17:27 +02:00
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
|
|
|
|
|
|
module m1;
|
2025-12-21 03:46:43 +01:00
|
|
|
m3 u_13 ();
|
2025-06-30 02:17:27 +02:00
|
|
|
initial $display("liba:m1 %%m=%m %%l=%l");
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module m3; // Module name duplicated between libraries
|
|
|
|
|
initial $display("liba:m3 %%m=%m %%l=%l");
|
|
|
|
|
endmodule
|