2019-01-03 00:38:49 +01:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2020-03-21 16:24:24 +01:00
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
|
|
|
// any use, without warranty, 2019 by Wilson Snyder.
|
|
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
2019-01-03 00:38:49 +01:00
|
|
|
|
2023-09-16 00:12:11 +02:00
|
|
|
// See issue #1381
|
2019-01-03 00:38:49 +01:00
|
|
|
|
|
|
|
|
logic root_var;
|
|
|
|
|
|
|
|
|
|
// No module statements....
|