2024-09-08 19:00:03 +02:00
|
|
|
#!/usr/bin/env python3
|
2013-01-19 20:40:35 +01:00
|
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
|
|
|
|
#
|
2024-09-08 19:00:03 +02:00
|
|
|
# Copyright 2024 by Wilson Snyder. This program is free software; you
|
2020-03-21 16:24:24 +01:00
|
|
|
# can redistribute it and/or modify it under the terms of either the GNU
|
2013-01-19 20:40:35 +01:00
|
|
|
# Lesser General Public License Version 3 or the Perl Artistic License
|
|
|
|
|
# Version 2.0.
|
2020-03-21 16:24:24 +01:00
|
|
|
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
|
2013-01-19 20:40:35 +01:00
|
|
|
|
2024-09-08 19:00:03 +02:00
|
|
|
import vltest_bootstrap
|
2018-05-08 02:42:28 +02:00
|
|
|
|
2024-09-08 19:00:03 +02:00
|
|
|
test.scenarios('simulator')
|
|
|
|
|
test.top_filename = "t/t_interface_virtual.v"
|
|
|
|
|
test.golden_filename = "t/t_interface_virtual.out"
|
2013-01-19 20:40:35 +01:00
|
|
|
|
2024-09-08 19:00:03 +02:00
|
|
|
test.compile(
|
2013-01-19 20:40:35 +01:00
|
|
|
# Avoid inlining so we find bugs in the non-inliner connection code
|
2024-09-08 19:00:03 +02:00
|
|
|
verilator_flags2=["-fno-inline"])
|
2013-01-19 20:40:35 +01:00
|
|
|
|
2024-09-08 19:00:03 +02:00
|
|
|
test.execute(expect_filename=test.golden_filename)
|
2013-01-19 20:40:35 +01:00
|
|
|
|
2024-09-08 19:00:03 +02:00
|
|
|
test.passes()
|