2022-11-05 16:40:34 +01:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
|
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
|
|
|
// any use, without warranty, 2012 by Wilson Snyder.
|
|
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
|
|
2025-09-13 15:28:43 +02:00
|
|
|
module t;
|
2022-11-05 16:40:34 +01:00
|
|
|
if ($test$plusargs("BAD-non-constant")) begin
|
|
|
|
|
initial $stop;
|
|
|
|
|
end
|
|
|
|
|
case (1)
|
|
|
|
|
$test$plusargs("BAD-non-constant"): initial $stop;
|
|
|
|
|
endcase
|
|
|
|
|
|
|
|
|
|
endmodule
|