verilator/test_regress/t/t_cover_sva_trace.py

22 lines
664 B
Python
Raw Normal View History

2024-09-08 19:00:03 +02:00
#!/usr/bin/env python3
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
# Copyright 2024 by Wilson Snyder. This program is free software; you
# can redistribute it and/or modify it under the terms of either the GNU
# Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0.
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
2024-09-08 19:00:03 +02:00
import vltest_bootstrap
2024-09-08 19:00:03 +02:00
test.scenarios('simulator')
test.top_filename = "t/t_cover_sva_notflat.v"
2025-04-05 16:46:39 +02:00
test.compile(verilator_flags2=['--assert --cc --coverage-user --trace-vcd --trace-coverage'])
2024-09-08 19:00:03 +02:00
test.execute()
2024-09-08 19:00:03 +02:00
test.vcd_identical(test.trace_filename, test.golden_filename)
test.passes()