verilator/test_regress/t/t_flag_getenv.v

8 lines
219 B
Systemverilog
Raw Normal View History

2017-09-24 00:03:39 +02:00
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2008 Wilson Snyder
// SPDX-License-Identifier: CC0-1.0
2017-09-24 00:03:39 +02:00
`define EMPTY 1