2020-08-23 01:46:21 +02:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2026-01-27 02:24:34 +01:00
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
|
|
|
// SPDX-FileCopyrightText: 2020 Wilson Snyder
|
2020-08-23 01:46:21 +02:00
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
|
|
|
|
|
|
class Base1;
|
2025-08-12 01:50:47 +02:00
|
|
|
extern task nodef();
|
|
|
|
|
extern task nodef(); // <--- Error: duplicate
|
2020-08-23 01:46:21 +02:00
|
|
|
endclass
|
|
|
|
|
|
2025-08-12 01:50:47 +02:00
|
|
|
task Base1::noproto(); // <--- Error: Missing prototype
|
2020-08-23 01:46:21 +02:00
|
|
|
endtask
|
|
|
|
|
|
2025-08-12 01:50:47 +02:00
|
|
|
module t;
|
2020-08-23 01:46:21 +02:00
|
|
|
endmodule
|