10 lines
275 B
Systemverilog
10 lines
275 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
|
// any use, without warranty, 2025 by Wilson Snyder.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
module m1;
|
||
|
|
initial $display("m1 %%m=%m %%l=%l");
|
||
|
|
endmodule
|