2024-09-08 19:00:03 +02:00
|
|
|
#!/usr/bin/env python3
|
2006-08-26 13:35:28 +02:00
|
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
|
|
|
|
#
|
2025-06-29 02:32:19 +02:00
|
|
|
# Copyright 2025 by Wilson Snyder. This program is free software; you
|
2020-03-21 16:24:24 +01:00
|
|
|
# can redistribute it and/or modify it under the terms of either the GNU
|
2009-05-04 23:07:57 +02:00
|
|
|
# Lesser General Public License Version 3 or the Perl Artistic License
|
|
|
|
|
# Version 2.0.
|
2020-03-21 16:24:24 +01:00
|
|
|
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
|
2006-08-26 13:35:28 +02:00
|
|
|
|
2024-09-08 19:00:03 +02:00
|
|
|
import vltest_bootstrap
|
2018-05-08 02:42:28 +02:00
|
|
|
|
2025-12-06 15:11:20 +01:00
|
|
|
test.scenarios('simulator')
|
2006-08-26 13:35:28 +02:00
|
|
|
|
2025-12-06 15:11:20 +01:00
|
|
|
test.compile(verilator_flags2=[
|
|
|
|
|
'--binary', '--top cfg1', '--work liba', 't/t_config_work__liba.v', '--work libb',
|
|
|
|
|
't/t_config_work__libb.v'
|
|
|
|
|
])
|
|
|
|
|
|
|
|
|
|
test.execute()
|
|
|
|
|
|
|
|
|
|
# Sort so that 'initial' scheduling order is not relevant
|
|
|
|
|
test.files_identical_sorted(test.run_log_filename, test.golden_filename, is_logfile=True)
|
2006-08-26 13:35:28 +02:00
|
|
|
|
2024-09-08 19:00:03 +02:00
|
|
|
test.passes()
|