2024-09-21 02:34:35 +02:00
|
|
|
#!/usr/bin/env python3
|
|
|
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
|
|
|
|
#
|
2026-01-27 02:24:34 +01:00
|
|
|
# This program is free software; you can redistribute it and/or modify it
|
|
|
|
|
# under the terms of either the GNU Lesser General Public License Version 3
|
|
|
|
|
# or the Perl Artistic License Version 2.0.
|
|
|
|
|
# SPDX-FileCopyrightText: 2024 Wilson Snyder
|
2024-09-21 02:34:35 +02:00
|
|
|
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
|
|
|
|
|
|
|
|
|
|
import vltest_bootstrap
|
|
|
|
|
|
|
|
|
|
test.scenarios('simulator')
|
|
|
|
|
test.top_filename = "t/t_std_process_self.v"
|
|
|
|
|
|
2025-12-11 01:52:51 +01:00
|
|
|
test.compile(verilator_flags2=["--binary --DUSE_STD_PREFIX"])
|
2024-09-21 02:34:35 +02:00
|
|
|
|
|
|
|
|
test.passes()
|