2023-08-05 09:07:23 +02:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2026-01-27 02:24:34 +01:00
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
|
|
|
// SPDX-FileCopyrightText: 2023 Antmicro Ltd
|
2023-08-05 09:07:23 +02:00
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
|
|
|
|
|
|
class Foo;
|
|
|
|
|
static task do_something();
|
|
|
|
|
`ifdef USE_STD_PREFIX
|
|
|
|
|
std::process p;
|
|
|
|
|
`else
|
|
|
|
|
process p;
|
|
|
|
|
`endif
|
|
|
|
|
p = process::self();
|
|
|
|
|
endtask
|
|
|
|
|
endclass
|
|
|
|
|
|
|
|
|
|
module t();
|
|
|
|
|
initial begin
|
|
|
|
|
Foo::do_something();
|
|
|
|
|
$write("*-* All Finished *-*\n");
|
|
|
|
|
$finish;
|
|
|
|
|
end
|
|
|
|
|
endmodule
|