verilator/test_regress/t/t_enum_base.v

19 lines
380 B
Systemverilog
Raw Normal View History

2025-07-18 02:20:43 +02:00
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2024 Wilson Snyder
2025-07-18 02:20:43 +02:00
// SPDX-License-Identifier: CC0-1.0
module t;
typedef int int_t;
typedef enum int_t {INTT_VAL = 1} intt_e;
intt_e intte;
initial begin
$write("*-* All Finished *-*\n");
$finish;
end
endmodule