verilator/test_regress/t/t_debug_gate.py

19 lines
576 B
Python
Raw Normal View History

2024-09-08 19:00:03 +02:00
#!/usr/bin/env python3
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
# This program is free software; you can redistribute it and/or modify it
# under the terms of either the GNU Lesser General Public License Version 3
# or the Perl Artistic License Version 2.0.
# SPDX-FileCopyrightText: 2024 Wilson Snyder
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
2024-09-08 19:00:03 +02:00
import vltest_bootstrap
2024-09-08 19:00:03 +02:00
test.scenarios('vlt')
2024-09-08 19:00:03 +02:00
test.compile(
# Check we can call dump() on graph, and other things
v_flags=["--debug --debugi 0 --debugi-V3Graph 9"])
2024-09-08 19:00:03 +02:00
test.passes()