30 lines
914 B
Python
30 lines
914 B
Python
|
#!/usr/bin/env python3
|
||
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
||
|
|
#
|
||
|
|
# Copyright 2025 by Wilson Snyder. This program is free software; you
|
||
|
|
# can redistribute it and/or modify it under the terms of either the GNU
|
||
|
|
# Lesser General Public License Version 3 or the Perl Artistic License
|
||
|
|
# Version 2.0.
|
||
|
|
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
|
||
|
|
|
||
|
|
import vltest_bootstrap
|
||
|
|
|
||
|
|
test.scenarios('vlt')
|
||
|
|
test.top_filename = "t/t_lint_assigneqexpr.v"
|
||
|
|
|
||
|
|
root = ".."
|
||
|
|
|
||
|
|
test.lint(verilator_flags2=['-Wall -Wno-DECLFILENAME'],
|
||
|
|
fails=True,
|
||
|
|
expect_filename=test.golden_filename)
|
||
|
|
|
||
|
|
test.extract(in_filename=test.top_filename,
|
||
|
|
out_filename=root + "/docs/gen/ex_ASSIGNEQEXPR_faulty.rst",
|
||
|
|
lines="26-29")
|
||
|
|
|
||
|
|
test.extract(in_filename=test.golden_filename,
|
||
|
|
out_filename=root + "/docs/gen/ex_ASSIGNEQEXPR_msg.rst",
|
||
|
|
lines="7-8")
|
||
|
|
|
||
|
|
test.passes()
|