2025-06-30 02:17:27 +02:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2026-01-27 02:24:34 +01:00
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
|
|
|
// SPDX-FileCopyrightText: 2025 Wilson Snyder
|
2025-06-30 02:17:27 +02:00
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
|
|
|
|
|
|
module t;
|
2025-11-13 00:37:09 +01:00
|
|
|
// Test --work allows selecting two different libraries for these instances
|
2025-12-21 03:46:43 +01:00
|
|
|
m1 u_1 ();
|
|
|
|
|
m2 u_2 ();
|
2025-11-13 00:37:09 +01:00
|
|
|
final $write("*-* All Finished *-*\n");
|
2025-06-30 02:17:27 +02:00
|
|
|
endmodule
|